G.12:4.0 — G.Core linkage (normative)

Preface node heading:g-12-4-0-g-core-linkage-normative:84235

What this page is

This is generated FPF reference text from the specification preface or supporting sections. It helps interpret FPF; it is not FPF Reference product documentation.

Methodology

Use it to understand how the specification wants to be read, then return to a route, pattern, or work packet for active work. Cite generated IDs only when the wording changes the task decision.

Content

This pattern is core‑invariant‑bearing and therefore binds to G.Core by declaration (not by restating invariants here).

GCoreLinkageManifest (G.12) (normative; expands per G.Core:4.2) Effective obligations/pins/triggers are computed as union(expand(sets), explicit deltas) under Nil‑elision.

  • CoreConformanceProfileIds := { GCoreConformanceProfileId.PartG.AuthoringBase, GCoreConformanceProfileId.PartG.TriStateGuard, GCoreConformanceProfileId.PartG.UTSWhenPublicIdsMinted, GCoreConformanceProfileId.PartG.ShippingBoundary }

  • RSCRTriggerSetIds := { GCoreTriggerSetId.BridgeCalibrationKit }

  • RSCRTriggerKindIds := { RSCRTriggerKindId.LegalitySurfaceEdit } (Any additional causes required by optional dashboard panels MUST be introduced only by the corresponding GPatternExtension blocks in G.12:4.9.)

  • DefaultsConsumed := (Default-citation discipline for DefaultId.PortfolioMode and DefaultId.DominanceRegime is only relevant when selection outputs with PortfolioMode are consumed; see G.12:Ext.PortfolioTelemetry.)

  • CorePinSetIds := { GCorePinSetId.PartG.AuthoringMinimal, GCorePinSetId.PartG.CrossingVisibilityPins }

  • CorePinsRequired (pattern delta; pin names only; all are id‑valued unless noted) := { DHCSeriesId, TargetSlice (USM tuple; varies only by Γ_time across rows; no implicit “latest”), Γ_time (time selector / freshness window; required per row; series MAY additionally declare a window‑family spec), DHCSlotId[] (typed DHC slots governed by C.21; each resolves to CharacteristicId + scale/unit/polarity + reference plane binding + lane discipline), DHCMethodSpecRef.edition, DHCMethodRef.edition, PathSliceId[] } (Nil‑elision applies. All other definition pins are conditional: they MUST appear only when actually used and when their governing pattern/extension is present (e.g., UNM/normalization pins, QD/OEE telemetry pins, transfer rules pins, pack inclusion pins).)

  • TriggerAliasMapRef :=


Last Updated: 2026-06-17 — upstream FPF commit 646b0b9b (github.com/ailev/FPF)